Skip Navigation

People

Austin Owens

Address:

4800 Oak Grove Drive

Pasadena, CA 91109

Website:

Click here

Member of:

347A - Embedded Robotic Systems

Austin Owens

Robotics Engineer

Biography

Austin Owens is a robotics engineer with experience in the development of autonomous systems for a variety of harsh environments. Prior to JPL, he has been involved in numerous development efforts ranging from space systems to Autonomous Underwater Vehicles (AUVs), some of which included: flight computers, high performance embedded computing, encryption units, software-defined radios, radiation effects testing, machine vision programming, and control system design. Austin is currently supporting several software development efforts at JPL that span across a variety robotic projects.

While in undergrad, Austin founded an internationally competitive robotics organization in 2011 called Mechatronics in order to give students an opportunity to apply engineering theory in real-world applications on campus. During his time in Mechatronics, he designed and developed software for multiple AUVs for competing in the RoboNation RoboSub Competition. In 2015, he led Mechatronics to place 1st out of 38 domestic and international teams.

Education

Master of Science Electrical Engineering
University of New Mexico
Space Systems Engineering

Bachelors of Science Mechanical Engineering
San Diego State University

Minor in Computer Science
San Diego State University
Robotics

Professional Experience

  • LinkedIn
  • Current Projects
    • CADRE - Avionics V&V Software Automation Engineer
    • Active TRN - R&D Engineer
  • Skills
    • Languages: Python, C/C++, VHDL, Rust, CUDA, SQL
    • Embedded Design: Xilinx (Vivado, Vitis, HLS), Microsemi (Libero SoC, SoftConsole), Riviera Pro, STM32CubeIDE, Keil, MPLAB, Atmel Studio
    • Mechanical Design: Fusion 360, SolidWorks, OnShape
    • Electrical Design: E3.series
    • Analysis/Modeling: Matlab, Simulink, SolidWorks FEA
    • Target OS: Custom (Yocto, Buildroot, BusyBox), Linux, Xen Hypervisor, FreeRTOS, seL4
    • Target Platforms:

      SoCs
      Xilinx (Versal, Zynq MPSoC, Zynq-7000), Nvidia (TK1, TX1, TX2), Qualcomm Snapdragon, Samsung Exynos 5422, Broadcom BCM2837
      FPGAs
      Xilinx (Kintex Ultrascale(+), Virtex), Microsemi (PolarFire, ProAsic3)
      Microcontrollers
      STM32, RISC-V, MicroBlaze, Atmel AVR, Microchip PIC, ARM Cortex-(A7, A15, A53, A72, R5, M0, M1, M4)
      GPUs
      Nvidia (Kepler, Maxwell, Pascal), ARM Mali-400

  • Publications
    • Pritts, J., Owens, A., Quinn, H., et. al., “SEE characterization of NVIDIA Tegra K1 (28nm) SoC with Benchmarks”, Journal of Radiation Effects, Research, and Engineering (JRERE), 2018.

Research Interests

  • High Performance Embedded Computing (HPEC) Development
  • Control System Theory
  • 3D Pose Estimation

Awards